

## Contents

1. General .....	2
2. Features .....	2
3. Pin Configuration and Pin Description .....	3
4. Block Diagram .....	5
5. Absolute Maximum Ratings .....	6
6. Recommended Operating Conditions .....	6
7. Pin Capacitances .....	6
8. DC Electrical Characteristics .....	7
9. AC Electrical Characteristics .....	8
10. Timing Charts .....	12
11. Package and packing specification .....	21


### 1. General

The LH6P82Z1 is a 8M bit PSEUDO-SRAM with a 524,288-word by 16-bit configuration.  $\overline{\text{RFSH}}$  pin and  $\overline{\text{OE}}$  pin can be connected and used like a  $\overline{\text{OE/RFSH}}$  pin of standard 4M bit PSEUDO-SRAM, so it is easy to replace the 4M bit PSEUDO SRAMs with the LH6P82Z1.

### 2. Features

- 524,288 x 16 bit organization
- Power supply
  - Operating: +3.3±0.3V
  - Data retention: +2.2V to +3.6V
- Access time: 120ns (MAX.)
- Cycle time: 190ns (MIN.)
- Power consumption
  - Operating: 144mW (MAX.)
  - Standby: 180 $\mu$ W (MAX.) (CMOS input level)
  - Self-refresh: 360 $\mu$ W (MAX.) (Vcc=3.0V, CMOS input level)
- LVTTTL compatible I/O
- Available for address refresh, auto-refresh and self-refresh modes
- 4,096 refresh cycles/64ms
- Address non-multiplex
- Package: 48-pin, TSOP(I) (TSOP48-P-1218)
- Package material: Plastic
- Substrate material: P-type silicon
- Process: Silicon-gate CMOS
- Operating Temperature: 0 to 70 °C
- Not designed or rated as radiation hardened

### 3. Pin Configuration and Pin Description




Signal	Pin Name
A <sub>8</sub> -A <sub>19</sub>	Row address input
A <sub>1</sub> -A <sub>7</sub>	Column address input
UB, LB	Upper/Lower byte select input
RFSH	Refresh input
OE	Output enable input
WE	Write enable input
CE	Chip enable input
CS	Chip select input
I/O <sub>8</sub> -I/O <sub>15</sub>	Upper byte data input/output
I/O <sub>0</sub> -I/O <sub>7</sub>	Lower byte data input/output
Vcc	Power supply
GND	Ground

$\overline{CE}$	CS	RFSH	$\overline{WE}$	OE	$\overline{UB}$	LB	Mode	I/O 0~7	I/O 8~15	
L	H	H	H	L	H	L	Read	Lower byte access	Output data	High-Z
					L	H		Upper byte access	High-Z	Output data
					L	L		Word access	Output data	Output data
					H	H		Invalid	High-Z	High-Z
L	H	H	L	X	H	L	Write	Lower byte access	Input data	High-Z
					L	H		Upper byte access	High-Z	Input data
					L	L		Word access	Input data	Input data
					H	H		Invalid	High-Z	High-Z
H	X	L	X	X	X	X	Auto Refresh	High-Z	High-Z	
L	L	H	X	X	X	X	CS Standby	High-Z	High-Z	
H	X	H	X	X	X	X	Standby	High-Z	High-Z	

H=High, L=Low, X=Don't Care

Note 1: If  $\overline{RFSH}$ =L, it is necessary to meet  $t_{RDH}$  when  $\overline{RFSH}$  falling.

## 4. Block Diagram



## 5. Absolute Maximum Ratings

Parameter	symbol	Rating	Unit	Note
Supply voltage	$V_T$	-0.5 to +4.6	V	2
Output short circuit current	$I_o$	50	mA	
Power dissipation	$P_D$	600	mW	
Operating temperature	$T_{OP}$	0 to +70	°C	
Storage temperature	$T_{ST}$	-65 to +150	°C	

Note 2: The maximum applicable voltage on any pin with respect to GND.

## 6. Recommended Operating Conditions

( $T_a = 0$  to  $70^\circ\text{C}$ )

Parameter	Symbol	MIN.	TYP.	MAX.	Unit	Note
Supply voltage	VCC	3.0		3.6	V	3
	GND	0	0	0	V	3
Input voltage	$V_{IH}$	2.0		4.5	V	
	$V_{IL}$	-0.5		0.8	V	

Note 3: The supply voltage with all VCC pins must be on the same level.  
The supply voltage with all GND pins must be on the same level.

## 7. Pin Capacitance

( $T_a = 25^\circ\text{C}$ ,  $f = 1\text{MHz}$ ,  $V_{CC} = 3.3\text{V}$ )

Parameter	Symbol	MIN.	MAX.	Unit
Input capacitance	$A_1-A_{10}, \overline{UB}, LB$		8	pF
	$\overline{WE}, \overline{OE}$		8	pF
	$\overline{CE}, CS, RFSH$		8	pF
Input/Output capacitance	$I/O_0-I/O_{15}$		10	pF

## 8. DC Electrical Characteristics

(Ta = 0 to 70°C, Vcc = 3.0V to 3.6V)

Parameter	Symbol	Condition	MIN.	MAX.	Unit	Note
Operating current in normal operation	I <sub>cc1</sub>	t <sub>RC</sub> =t <sub>RC</sub> (MIN.)	-	40	mA	4, 5
Standby current	I <sub>cc2</sub>	$\overline{CE}, \overline{RFSH}=V_{IH}(\text{MIN.})$	-	1	mA	4
		$\overline{CE}, \overline{RFSH}=V_{CC}-0.2V$	-	50	μA	4
Self-refresh average current	I <sub>cc3</sub>	$\overline{CE}=V_{IH}(\text{MIN.}),$ $\overline{RFSH}=V_{IL}(\text{MAX.}), V_{CC}=3.0V$	-	1	mA	4
		$\overline{CE}=V_{CC}-0.2V,$ $\overline{RFSH}=0.2V, V_{CC}=3.0V$	-	120	μA	4
Input leakage current	I <sub>L1</sub>	0V ≤ V <sub>IN</sub> ≤ 6.5V, 0V on all other pins	-10	10	μA	
Output leakage current	I <sub>LO</sub>	0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> +0.3V, Input/output pins in High-Z state	-10	10	μA	
Output High voltage	V <sub>OH</sub>	I <sub>OUT</sub> = -1mA	2.4	-	V	
		I <sub>OUT</sub> = -100μA	V <sub>CC</sub> -0.2	-		
Output Low voltage	V <sub>OL</sub>	I <sub>OUT</sub> = 1mA	-	0.4	V	
		I <sub>OUT</sub> = 100μA	-	0.2		
Data retention voltage	V <sub>R</sub>		2.2	3.6	V	

Note 4: The input/output pins are in high impedance state.

Note 5: I<sub>cc1</sub> depends on the cycle time.

## 9. AC Electrical Characteristics(Note. 6, 7, 12, 21)(Ta= 0 to 70°C, Vcc=3.0V to 3.6V)


Parameter	Symbol	MIN.	MAX.	Unit	Note
Random read, write cycle time	$t_{RC}$	190	-	ns	
Random read modify write cycle time	$t_{RMW}$	250	-	ns	
$\overline{CE}$ pulse width	$t_{CE}$	120	10,000	ns	
$\overline{CE}$ precharge time	$t_P$	60	-	ns	
Address setup time	$t_{AS}$	0	-	ns	8
Row address hold time from $\overline{CE}$	$t_{RAH}$	30	-	ns	8
Column address hold time from $\overline{CE}$	$t_{CAH}$	120	-	ns	
CS setup time from $\overline{CE}$	$t_{CSS}$	0	-	ns	
CS hold time from $\overline{CE}$	$t_{CSH}$	30	-	ns	
Read command setup time	$t_{RCS}$	0	-	ns	
Read command hold time	$t_{RCH}$	0	-	ns	
$\overline{CE}$ Access time	$t_{CEA}$	-	120	ns	9
$\overline{OE}$ Access time	$t_{OEA}$	-	60	ns	9
$\overline{CE}$ to output in Low-Z	$t_{CLZ}$	20	-	ns	
$\overline{OE}$ to output in Low-Z	$t_{OLZ}$	0	-	ns	
Write disable to output in Low-Z	$t_{WLZ}$	0	-	ns	
Chip disable to output in High-Z	$t_{CHZ}$	0	30	ns	
Output disable to output in High-Z	$t_{OHZ}$	0	30	ns	
$\overline{WE}$ to output in High-Z	$t_{WHZ}$	0	30	ns	
Write command pulse width	$t_{WCP}$	35	-	ns	
Write command setup time	$t_{WCS}$	35	10,000	ns	
Write command hold time	$t_{WCH}$	120	10,000	ns	
Data setup time from write disable	$t_{DSW}$	30	-	ns	10
Data setup time from chip disable	$t_{DSC}$	30	-	ns	10
Data hold time from write disable	$t_{DHW}$	0	-	ns	10
Data hold time from chip disable	$t_{DHC}$	30	-	ns	10
Data hold time from column address	$t_{DHC}$	0	-	ns	
Column address hold time from chip disable	$t_{AHC}$	0	-	ns	10
Column address hold time from write disable	$t_{AHW}$	0	-	ns	10



Parameter	Symbol	MIN.	MAX.	Unit	Note
Transition time (rise and fall)	$t_T$	3	50	ns	
Output disable setup time	$t_{ODS}$	0	-	ns	
Output disable hold time	$t_{ODH}$	15	-	ns	
Refresh time interval (4096 cycles)	$t_{REF}$	-	64	ms	11
Auto refresh cycle time	$t_{FC}$	190	-	ns	11
Refresh delay time from $\overline{CE}$	$t_{RFD}$	90	-	ns	
Refresh pulse width (Auto refresh)	$t_{FAP}$	80	8,000	ns	13, 22
Refresh precharge time (Auto refresh)	$t_{FP}$	40	-	ns	
$\overline{CE}$ delay time from refresh enable (Auto refresh)	$t_{PCE}$	190	-	ns	
Refresh pulse width (Self refresh)	$t_{FAS}$	8	-	ms	13, 22
$\overline{CE}$ delay time from refresh precharge (Self refresh)	$t_{FRS}$	600	-	ns	14, 15 16
Vcc recovery time from data retention	$t_R$	5	-	ms	17
Refresh set up time	$t_{FS}$	0	-	ns	
Refresh disable hold time	$t_{RDH}$	15	-	ns	
Chip disable delay time from $\overline{RFSH}$	$t_{RDD}$	15	-	ns	

Note 6: AC characteristics are measured at  $t_r=5\text{ns}$ .

Note 7: AC characteristics are measured at the following condition.



Note 8: Row address signals are latched in the memory at the falling edge of  $\overline{\text{CE}}$ .

Note 9: Measured with a load equivalent to 50pF.

Note 10: Input data is latched in the memory at the earlier rising edge of  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$ . One of  $(t_{AHW}, t_{DSW}, t_{DHW})$  and  $(t_{AHC}, t_{DSC}, t_{DHC})$  needs to be satisfied, and the other is "Don't care".

Note 11: Address refresh or auto refresh is needed to be executed 4096 times within 64ms.

Note 12: In order to initialize the internal circuits, an initial pause of 500 $\mu\text{s}$  with  $\overline{\text{CE}}=\overline{\text{RFSH}}=V_{IH}$  is required after power-up, and followed by at least 8 dummy cycles.

Note 13: Auto refresh and self refresh are defined by  $\overline{\text{RFSH}}$  pulse width during  $\overline{\text{CE}}=V_{IH}$ . If  $\overline{\text{RFSH}}$  pulse width is shorter than  $t_{FAP}(\text{MAX.})$ , the cycle is an auto refresh cycle and memory cells are refreshed by an internal counter. If  $\overline{\text{RFSH}}$  pulse width is longer than  $t_{FAS}(\text{MIN.})$ , the cycle is a self refresh cycle and memory cells are refreshed by an internal clock generator automatically.

Note 14: If address refresh is used during normal read/write cycles, the first address refresh must be executed within 15 $\mu\text{s}$  after self-refresh or data retention mode ends and the address refresh must be executed continuously for 4096 refresh cycles.

Note 15: If distributed auto-refresh is used during normal read/write cycles, the first auto-refresh must be executed within 15 $\mu\text{s}$  after self-refresh or data retention mode ends.

Note 16: If burst auto-refresh is used during normal read/write cycles, the first auto-refresh must be executed within 15 $\mu\text{s}$  after self-refresh or data retention mode ends, and the auto-refresh must be executed continuously for 4096 refresh cycles.

Note 17: The transition time of the supply voltage in data retention mode is less than 0.05V/ms.

Note 18: The data retention period must be longer than  $t_{FAS}(\text{MIN.})$  like self-refresh cycle.


Note 19:  $\overline{\text{RFSH}}$  must be lower than 0.2V during the data retention period.

Note 20:  $\overline{\text{CE}}$  and  $\text{CS}$  must be higher than  $V_{\text{CC}}-0.2\text{V}$  during the data retention period.


Note 21: Because a PSRAM operates dynamically like a DRAM, it is recommended to put bypass capacitors between  $V_{\text{CC}}$  and  $\text{GND}$  to absorb power supply noise due to the peak current.

Note 22: After  $8000\text{ns}(t_{\text{FAP}}(\text{MAX.}))$  from  $\overline{\text{RFSH}}$  falling, the memory resets its internal address counter and enters self-refresh cycle. At the beginning of the self-refresh cycle, it takes longer than 8ms for all addresses to be refreshed. Therefore, in case that the  $\overline{\text{RFSH}}=\text{L}$  pulse length is from 8000ns to 8ms, refresh all addresses by external clocks within 64ms before the self-refresh to keep refresh time interval( $t_{\text{REF}}(\text{MAX.})$ ).


## 10. Timing Charts




## Write cycle(1) (OE Clock)




Write cycle(2) ( $\overline{OE}$ =Low,  $\overline{CE}$  Control)






Address refresh cycle (Note. 10.13)



$A_0 - A_7$ ,  $\overline{UB}$  and  $\overline{LB}$  = Don't Care




Auto refresh cycle (Note. 10, 12, 14, 15)




$A_0 - A_{19}$ ,  $\overline{UB}$ ,  $\overline{LB}$ ,  $\overline{WE}$  and  $\overline{OE}$  = Don't Care

Self refresh cycle (Note. 13,14,15,16)




$A_0 - A_{19}$ ,  $\overline{UB}$ ,  $\overline{LB}$ ,  $\overline{WE}$  and  $\overline{OE}$  = Don't Care

## Data Retention Mode (Note. 17, 18, 19, 20)



$A_0 - A_{19}$ ,  $\overline{UB}$ ,  $\overline{LB}$ ,  $\overline{WE}$  and  $\overline{OE}$  = Don't Care



**11 Package and packing specification**


**1. Package Outline Specification**

Refer to drawing No. AA1046

**2. Markings**

**2-1. Marking contents**

- (1) Product name : LH6P82T
- (2) Company name : SHARP
- (3) Date code



(4) The marking of "JAPAN" indicates the country of origin.

**2-2. Marking layout**

Refer drawing No. AA1046

(This layout does not define the dimensions of marking character and marking position.)

**3. Packing Specification (Dry packing for surface mount packages)**

Dry packing is used for the purpose of maintaining IC quality after mounting packages on the PCB (Printed Circuit Board).

When the epoxy resin which is used for plastic packages is stored at high humidity, it may absorb 0.15% or more of its weight in moisture. If the surface mount type package for a relatively large chip absorbs a large amount of moisture between the epoxy resin and insert material (e.g. chip, lead frame) this moisture may suddenly vaporize into steam when the entire package is heated during the soldering process (e.g. VPS). This causes expansion and results in separation between the resin and insert material, and sometimes cracking of the package. This dry packing is designed to prevent the above problem from occurring in surface mount packages.

**3-1. Packing Materials**

Material Name	Material Specificaiton	Purpose
Tray	Conductive plastic (60devices/tray)	Fixing of device
Upper cover tray	Conductive plastic (1tray/case)	Fixing of device
Laminated aluminum bag	Aluminum polyethylene (1bag/case)	Drying of device
Desiccant	Silica gel	Drying of device
P P band	Polypropylene (3pcs/case)	Fixing of tray
Inner case	Card board (600device/case)	Packaging of device
Label	Paper	Indicates part number, quantity and date of manufacture
Outer case	Card board	Outer packing of tray

(Devices shall be placed into a tray in the same direction.)

3-2. Outline dimension of tray  
Refer to attached drawing

4. Storage and Opening of Dry Packing

4-1. Store under conditions shown below before opening the dry packing

- (1) Temperature range : 5~40°C
- (2) Humidity : 80% RH or less

4-2. Notes on opening the dry packing

- (1) Before opening the dry packing, prepare a working table which is grounded against ESD and use a grounding strap.
- (2) The tray has been treated to be conductive or anti-static. If the device is transferred to another tray, use a equivalent tray.

4-3. Storage after opening the dry packing

Perform the following to prevent absorption of moisture after opening.

- (1) After opening the dry packing, store the ICs in an environment with a temperature of 5~25°C and a relative humidity of 60% or less and mount ICs within 72 hours after opening dry packing.

4-4. Baking (drying) before mounting

- (1) Baking is necessary
  - (A) If the humidity indicator in the desiccant becomes pink
  - (B) If the procedure in section 4-3 could not be performed
- (2) Recommended baking conditions  
If the above conditions (A) and (B) are applicable, bake it before mounting. The recommended conditions are 16-24 hours at 120°C.  
Heat resistance tray is used for shipping tray.

5. Surface Mount Conditions




Please perform the following conditions when mounting ICs not to deteriorate IC quality.

5-1. Soldering conditions (The following conditions are valid only for one time soldering.)


Mounting Method	Temperature and Duration	Measurement Point
Reflow soldering (air)	Peak temperature of 230°C or less, duration of less than 15 seconds. 200°C or over, duration of less than 40 seconds. Temperature increase rate of 1~4°C/second	IC package surface
Manual soldering (soldering iron)	260°C or less, duration of less than 10 seconds.	IC outer lead surface

5-2. Conditions for removal of residual flux

- (1) Ultrasonic washing power : 25 Watts/liter or less
- (2) Washing time : Total 1 minute maximum
- (3) Solvent temperature : 15~40°C



名称 NAME	TSOP48-P-1218	リード仕上 LEAD FINISH	TIN-LEAD PLATING	備考 NOTE	プラスチックパッケージ外形寸法は、バリを含まないものとする。 Plastic body dimensions do not include burr of resin.
DRAWING NO.	AA1046	単位 UNIT	mm		



名称 NAME	TSOP1218TCM-RH	備考 NOTE
DRAWING NO.	CV537	単位 UNIT mm